

# BEST AVAILABLE COPY

L Number	Hits	Search Text	DB	Time stamp
83	6	"symmetric near5 ("multi-processor" "multiprocessor); near10 (die package integrated)"	USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 11:57
84	0	20030120963.USPN - (smp symmetric near5 ("multi-processor" "multiprocessor)) near10 embedded	USPAT; USPAT; US-PGPUB; EPO; JPO;	2003/12/30 11:56 2003/12/30 11:58
85	25	{ "multi-processor" multiprocessor} near10 embedded	DERVENT; IBM TDB USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 11:58
86	100	{"multi-processor" multiprocessor} near10	DERVENT; IBM TDB USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 11:58
87	0	("US6587926B2").PN.	USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 13:53
88	14	{"("6587926" or ("6571322") or ("2002019456") or ("656082") or ("6511460") or ("2002018450") or ("6574142"))}.PN.	USPAT; USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 14:04
89	2	("20030023794").PN.	USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 14:04
90	-	smp near5 (die package circuit)	USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 11:33
91	-	smp near5 (die package circuit)	USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 11:32
92	5	cache & (smp near5 (die package circuit))	USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 11:32
93	-	smp near5 (die package integrated)	USPAT; US-PGPUB; EPO; JPO; DERVENT; IBM TDB	2003/12/30 11:54
31				

# Google™ Advanced Search Preferences Language Tools Search Tips

Web Images Groups Directory News

Searched the web for **smp "cache coherent"**. Results 1 - 10 of about 4,740. Search took 0.14 seconds.

**Coherent - Buy Books and More on eBay**  
[www.eBay.com](http://www.eBay.com) eBay - The World's Online Marketplace

Sponsored Link

**Citations: Cache Coherent Crossbar Switch - Vogt, Buffered ...**  
... links [12] To match this bus bandwidth, SMP designers have increased snoop ... G. White and P. Vogt. Provision (Im): A Buffered, Cache Coherent Crossbar Switch ... citeeseer.nj.nec.com/context/770598770 - 11k - Cached - Similar pages

**Citations: Scaling application performance on a cache-coherent ...**

... D. Jiang and J.P. Singh. Scaling Application Performance on Cache-Coherent Multiprocessors. Proc. ... Barrier Synchronization on a loaded SMP using Two-Phase ... citeeseer.nj.nec.com/context/850902/233719 - 31k - Cached - Similar pages

[ More results from citeeseer.nj.nec.com ]

**IPCOM000018762D: Method for a cache-coherent I/O domain**

... General description. The disclosed method is a cache-coherent I/O domain that provides SMP characteristics to intelligent I/O subsystems. ... [www.prioranddatabase.com/IPCOM000018762D](http://www.prioranddatabase.com/IPCOM000018762D) - Similar pages

**Cache Coherent Non Uniform Memory Access (cnNUMA) Support**

... speed cache coherent system interconnect to create a larger system. Access from a processor to node local memory is fast, as is the case with small SMP systems ... [www.osr.com/pdf/appendix/enhancements5\\_3ar70.htm](http://www.osr.com/pdf/appendix/enhancements5_3ar70.htm) - 9k - Cached - Similar pages

**Optimizing Software Cache-coherent Cluster Architectures**

... In this paper, we explore a spectrum of latency hiding techniques in the context of cache-coherent parallel systems where each node is an SMP cluster. ...

**ppm Achieving Multiprogramming Scalability of Parallel Programs on ...**

File Format: Microsoft Powerpoint 97 - View as HTML  
... Compaq hardware cache-coherent scalable SMP's, software cache-coherent DSM systems built from NOWs. Scalability up to a few hundreds of processors. ... [www.cs.wm.edu/~dsn/presentations/nois9.ppt](http://www.cs.wm.edu/~dsn/presentations/nois9.ppt) - Similar pages

## BEST AVAILABLE COPY

**Helix Systems Overview**

... Cluster Architecture, cnNUMA (cache coherent non-uniform memory access) SMP, cnNUMA (cache coherent non-uniform memory access) SMP. ... [helix.nit.gov/systems/](http://helix.nit.gov/systems/) - 13k - Cached - Similar pages

**SC: Supercomputing '98\_Optimizing software cache-coherent ...**



... Software cache-coherent systems using programmable protocol processors provide a flexible infrastructure ... or a shared-memory system consisting of SMP clusters ... [port.aecn.org/citation.cfm?id=509608&sof=GUIDE&di=ACM&type=series&id=SERIES371&am...](http://port.aecn.org/citation.cfm?id=509608&sof=GUIDE&di=ACM&type=series&id=SERIES371&am...) - Similar pages

**Optimizing Software Cache-coherent Cluster Architectures**

... Software cache-coherent systems using programmable protocol processors provide a flexible infrastructure ... or a shared- memory system consisting of SMP clusters. ... [csdl.computer.org/compl/proceedings/sc/1998/8707/0087/070025abs.htm](http://csdl.computer.org/compl/proceedings/sc/1998/8707/0087/070025abs.htm) - 12k - Cached - Similar pages

**[PDF] Cache-coherent Distributed Shared Memory: Perspectives On Its ...**

File Format: PDF/Acrobat View as HTML  
... Unfortunately, the snoopy schemes used in small-scale SMP's do not ... ring approach used for the widespread small-scale, cache- coherent multiprocessors and the ... [cva.stanford.edu/csg99/papers/hennessy-cc.pdf](http://cva.stanford.edu/csg99/papers/hennessy-cc.pdf) - Similar pages



<http://www.google.com/search?q=mips+smp&hl=en&lr=&ie=UTF-8&oe=UTF-8&start=40&sa=N>

G... http://www.google.com/search?q=mips+smtp&hl=en&l=&ie=UTF-8&oe=UTF-8&start=40&sa=N

**Google** |  Advanced Search Preferences Language Tools Search Tips  
mine smm | Google Search

Similar pages

Web - Images - Groups - Directory - News · Searched the web for mips smp. Results 41 - 50 of about 46,200. Search took 1.92 seconds.

processors running at 150MHz and 256 Mb memory. [Leeds University](http://www.leeds.ac.uk/fss/projects/_benchmarks/tables/table1.htm) ...  
[www.leeds.ac.uk/fss/projects/\\_benchmarks/tables/table1.htm](http://www.leeds.ac.uk/fss/projects/_benchmarks/tables/table1.htm) - 19k - Cached - Similar pages

... to support real time with two architectures: SMP or dist... Show only files with tag: All tags / default branch, generated with CVSweb.  
[www-asim.ipb.frg-bin/cvsweb.cgi/dsyenl/oeKernel/hwdep?sortby=date](http://www-asim.ipb.frg-bin/cvsweb.cgi/dsyenl/oeKernel/hwdep?sortby=date) - 11k - Cached - Similar pages

Result Page: Previous 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Next

WWW.CS.HELINSKI.FI/MLinux/linux-kernel/2003-06/0037.html - 6k - Cached - Similar pages

Google Home - Advertise with Us - Business Solutions - Services & Tools - Jobs, Press, & Help

[Geocrawler.com](http://Geocrawler.com) - FreeBSDPlatforms - FreeBSD/MIPS anybody ... FROM: Terry Lambert DATE: 12/01/1998 11:23:22 SUBJECT: RE: FreeBSD/MIPS are example of this might be the abstractions necessary to support SunOS on Intel ... www.geocrawler.com/article/3166/1998/12/01/825682 - 17 - Cached Similar pages

**Linux/MIPS HOWTO: Supported Hardware Platforms**  
... The SMP systems are different from that. The Linux/MIPS developers have no technical documentation as necessary to write an OS ...

EST AVAILABLE CUP

[www.ti.com/lspl/HowTo/OMIPS-HOWTO-8.htm](http://www.ti.com/lspl/HowTo/OMIPS-HOWTO-8.htm) - 1/14 - Cached - Similar pages

patch-2.2.11 linux/include/asm-mips/semaphore-helper.h  
... h linux/include/asm-mlps/semaphore-helper.h @@ -0,0 +1,125 @@

Influence of metallicity

[[gate.cs1.mtu.edu/xrhttp/sourceDocumentation/?a=mips - 28k - Cached](#) - [Similar pages](#) [More results from gate.cs1.mtu.edu](#)]

function.linuxpower.cdpatches/cpu-hotplug/patch-cpu\_hotplug-smp\_call\_function\_on\_cpu\_mips - 4k - Cached

Printed 12/30/03 (10:44:37 AM)

Printed 12/30/03 (10:44:37 AM)